m500 2 5 SSD
m500 2 5 SSD
m500 2 5 SSD
Warranty: Contact your Micron sales representative for further information regarding the product, including product warranties.
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
AK 120 M
AV - 1
AE 1
AB YY ES Production Status
Blank = Production ES = Engineering sample MS = Mechanical sample
Drive Interface
D = SATA 6.0 Gb/s
Customer Designator
YY = Standard Hardware
Feature Set
AA = Contact factory AB = Standard AC = Contact factory ZZ = Blank
Drive Density
064 = 64GB 120 = 120GB 128 = 128GB 240 = 240GB 256 = 256GB 480 = 480GB 512 = 512GB 960 = 960GB 1T0 = 1024GB
Product Family
AV = M500 AY = M550 AZ = M510
BOM Revision
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
General Description
Microns solid state drive (SSD) uses a single-chip controller with a SATA interface on the system side and 8-channels of Micron NAND Flash internally. Packaged in an HDD replacement enclosure, the SSD integrates easily in existing storage infrastructures. The SSD is designed to use the SATA interface efficiently during both READs and WRITEs while delivering bandwidth-focused performance. SSD technology enables enhanced boot times, faster application load times, reduced power consumption, and extended reliability. The self-encypting drive (SED) features a FIPS-compliant, AES-256 encryption engine, providing hardware-based, secure data encryption, with no loss of SSD performance. This SED follows the TCG/Opal specification for trusted peripherals. When TCG/Opal features are not enabled, the device can perform alternate data encryption by invoking the ATA security command-set encryption features, to provide fulldisk encryption (FDE) managed in the host system BIOS. TCG/Opal and FDE feature sets cannot be enabled simultaneously. The data encryption is always running; however, encryption keys are not managed and the data is not secure until either TCG/Opal or FDE feature sets are enabled.
NAND SATA
SSD controller
NAND NAND
NAND NAND
DRAM buffer
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Physical Configuration
Table 2: 2.5-Inch Dimensions and Weight
Value Specification Height Width Length Unit weight Insertion rating (cabled) Insertion rating (backplane) Nom 69.85 100.45 50 500 Max 7.00 70 Unit mm mm mm g insert/remove cycles insert/remove cycles
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Interface Connectors
The SATA signal segment interface cable has four conductors and three ground connections. As shown in Package Dimensions, the cable includes a 7-pin signal segment and a 15-pin power segment arranged in a single row with a 1.27mm (0.050in) pitch. Figure 3: SSD Interface Connections
P1 Power segment
Table 3: SATA Signal Segment Pin Assignments
Signal Name S1 S2 S3 S4 S5 S6 S7
S1 Signal segment
Description Ground Differential signal pair A and A# Ground Differential signal pair B and B# Ground
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Performance
Measured performance can vary for a number of reasons. The major factors affecting drive performance are the capacity of the drive and the interface of the host. Additionally, overall system performance can affect the measured drive performance. When comparing drives, it is recommended that all system variables are the same, and only the drive being tested varies. Performance numbers will vary depending on the host system configuration. For SSDs designed for the client computing market, Micron specifies performance in FOB ("fresh-out-of-box") state. Data throughput measured in "steady state" may be lower than FOB state, depending on the nature of the data workload. For a description of these performance states and of Micron's best practices for performance measurement, refer to micron.com/ssd. Table 5: Drive Performance
Capacity Interface Speed PCMark Vantage Sequential read (128KB transfer) Sequential write (128KB transfer) Random read (4KB transfer) Random write (4KB transfer) READ latency (MAX) WRITE latency (MAX) READ latency (TYP) WRITE latency (TYP) Notes: 120GB 6 Gb/s 70,000 500 130 62,000 35,000 5 25 160 40 240GB 6 Gb/s 80,000 500 250 72,000 60,000 5 25 160 40 480GB 6 Gb/s 80,000 500 400 80,000 80,000 5 25 160 40 960GB 6 Gb/s 80,000 500 400 80,000 80,000 5 25 160 40 Unit HDD score MB/s MB/s IOPS IOPS ms ms s s
1. Performance numbers are maximum values, except as noted. 2. Typical I/O performance numbers as measured using Iometer with a queue depth of 32 and write cache enabled. Fresh-out-of-box (FOB) state is assumed. For performance measurement purposes, the SSD may be restored to FOB state using the secure erase command. 3. Iometer measurements are performed on an 20GB span of logical block addresses (LBAs). 4. 4KB transfers are used to measure READ/WRITE latency values with write cache enabled. 5. System variations will affect measured results. For comparison, PCMark scores are measured with the SSD as a secondary drive in a two-drive system. When measured as an OS drive, system overhead can cause lower scores.
For a description of these performance states and of Micron's best practices for performance measurement, refer to Micron's technical marketing brief "Best Practices for SSD Performance Measurement"
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Reliability
Microns SSDs incorporate advanced technology for defect and error management. They use various combinations of hardware-based error correction algorithms and firmware-based static and dynamic wear-leveling algorithms. Over the life of the SSD, uncorrectable errors may occur. An uncorrectable error is defined as data that is reported as successfully programmed to the SSD but when it is read out of the SSD, the data differs from what was programmed. Table 6: Uncorrectable Bit Error Rate
Uncorrectable Bit Error Rate <1 sector per 1015 bits read Operation READ
1. The product achieves a mean time to failure (MTTF) of 1.2 million hours, based on population statistics not relevant to individual units.
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
1. Total bytes written calculated with the drive 90% full. 2. Access patterns used during reliability testing are 25% sequential and 75% random and consist of the following: 50% are 4KiB; 40% are 64KiB; and 10% are 128KiB. 3. GB/day can be calculated by dividing the total bytes written value by (365 number of years). For example: 72TB/5 years/365 days = 40 GB/day for 5 years.
1. Endurance of Client SSDs in some data center applications can be maximized by implementing workloads which are sequential when writing, with read-intensive access. Micron recommends no higher than 20% of input/output operations be writes. 2. Micron recommends sequential writes in transfer sizes of 128KiB or integer multiples of 128KiB which are 4KiB-aligned. Contact Micron for details.
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Electrical Characteristics
Environmental conditions beyond those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Table 10: SATA Power Consumption
Capacity 120GB 240GB 480GB 960GB Notes: Device Sleep Average <5 <5 <10 <20 1. 2. 3. 4. Idle Average 80 95 100 100 Active Average 150 150 150 150 Active Maximum (128KB transfer) 2100 3200 3600 3800 Unit mW mW mW mW
Data taken at 25C using a 6 Gb/s SATA interface. Active average power measured while running MobileMark Productivity Suite. DIPM (device-initiated power management) enabled. DIPM Slumber supported. Active maximum power is measured using Iometer with 128KB sequential write transfers.
1. Temperature is best measured by reading the SSD's on-board temperature sensor, which is recorded in SMART attribute 194 (or 0xC2). 2. Power-off sequence: When the SSD is shut down, the ATA STANDBY IMMEDIATE (STBI) command should be the last command sent by the host and acknowledged by the SSD. Failure to follow this process might result in a longer than normal time-to-ready (TTR) during the subsequent power-on sequence. TTR is the time from power-on to drive ready to accept SATA commands.
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
10
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
11
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
TCG/Opal Support
Table 15: TCG/Opal Support Parameters
Property TCG Storage Specifications OPAL: TCG Storage Security SubSystem Class TCG Core Specification TCG Storage Interface Interactions Specification OPAL SSC 1.00 (backward compatibility) Additional DataStore Table Single User Mode TCG Storage Protection Mechanisms for Secrets PSID Physical Presence SID GUDID (Globally Unique Serial Number) SID Authority Disable Modifiable CommonName Columns OPAL SSC Feature Set Specific List ALL OPAL Mandatory Features Close Session (optional) Restricted Command & Table (optional) Supported Supported Not Supported Allows Tper to notify the host it has aborted a session The interface control template enables TPer control over selected interface commands; the benefit is the reduction of undesired side effects As per OPAL, this behavior is out of the scope As per OPAL, this behavior is out of the scope As per OPAL, this behavior is out of the scope As per OPAL, this behavior is out of the scope Specification 2.00 Specification 2.00 TCG Reference Specification Not supported Supported Supported Supported Supported Supported Supported Supported Revision 1.00, Feb 24, 2012 Revision 2.00, Nov 4, 2011 Specification Version 1.02 Revision 1.00 30 December, 2011 Specification 1.00 Revision 1.00, Feb 24, 2012 Specification 1.00 Revision 1.00, Feb 24, 2012 Specification Version 1.00 Revision 1.07 17 August, 2011 Specification Version 1.00 Committee Draft Revision 1.05 February 9, 2011 Mandatory GUDID Proposal 11/03/2011 (Microsoft) SID Authority Disable Proposal 9/26/2011 (Microsoft) Modifiable CommonName Columns Proposal 7/22/2010 (Microsoft) Supported? Comments
Type Table (not required) Activate Method Revert Method Revert SP Method Activate Method Within Transactions Revert Method within Transactions Revert SP Method within Transactions Creation/Deletion of Tables/Rows after Manufacturing Tper Feature COM ID Management Support Buffer Management Support
Not Supported Supported Supported Supported Not Supported Not Supported Not Supported Not Supported
12
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Number of Locking SP Admin Authorities Supported Number of Locking SP User Authorities Supported Initial C_PIN_SID PIN Indicator
4 9 0x00
0x00
90MB
10MB
13
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
8192
Cryptographic Features AES Key Size AES Mode Number of Ranges/Band Supported 256 Bits CBC 9 (8 user definable, 1 global range) Not Supported
Crypto Erase Completion Time <1s Cryptographic Algorithms are Certified by FIPS-197 AES 256-Bit CBC/ECB Mode CTR DRBG SHA 256 RSA 2048 Signature Verification TPer Communication Properties Max ComPacket Size Max Response ComPacket Size Max Packet Size Max Individual Token Size Max Packets Max SubPackets Max Sessions Max Transaction Limit Max Methods Max Authentications
14
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
15
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Device ID
Table 16: Identify Device
See Note 1 for setting definitions Word Bit(s) Setting 0 15 148 7 6 53 2 1 0 1 2 3 4 6 7 9 10 20 23 27 47 158 70 F F F F (O)V ( )X (M)F ( )X (M)F (M)F F F F X F F X V X F 0b 0000100b 0b 1b 000b 0b 0b 0b 3FFFh C837h 0010h 0000h 0000h 003Fh 0000h 0000h 0000h varies 0000h 0000h 0000h varies varies 80h 10h Default Value Description General configuration bit-significant information 0 = ATA device Retired 1 = Removable media device 1 = Fixed disk HDD Retired Response incomplete Retired Reserved Obsolete Specific configuration Obsolete Retired Obsolete Reserved for assignment by the CompactFlash Association Retired Serial number (20 ASCII characters) Retired/Obsolete Firmware revision (8 ASCII characters) Model number (40 ASCII characters) 80h 00h = Reserved 01h-FFh = Maximum number of logical sectors that shall be transferred per DRQ data block on READ/WRITE MULTIPLE commands Trusted Computing feature set options 15 14 131 0 F F F F 0b 1b 1b Shall be cleared to zero Shall be set to one 1=Trusted Computing feature set is support
48
16
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
0000000000000b Reserved
59
15 14 13 12 119 8 70
F F F F F V V
1 = The BLOCK ERASE EXT command is supported 1 = The OVERWRITE EXT command is supported 1 = The CRYPTO SCRAMBLE EXT command is supported 1 = The Sanitize feature set is supported Reserved 1 = Multiple sector setting is valid xxh = Current setting for number of logical sectors that shall be transferred per DRQ data block on READ/WRITE MULTIPLE commands
6061
M(F)
17
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
67 68 69 15 14 13 12 11 10 9 8 7 6 5 4 30
PDF: 09005aef84fed121 m500_2_5_ssd.pdf - Rev. E 9/13 EN
F F F F F F F F F F F F F F F F
0078h 0078h
18
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
19
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
20
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
21
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
22
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
23
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
24
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
0 94 95 158 70 F V (O)V
25
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Varies by capacity Maximum user LBA for 48-bit Address feature set
26
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
121
127
(O)
Obsolete
27
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
168 169
F F F F F F (O)V
Reserved Device Nominal Form Factor DATA SET MANAGEMENT command support
000000000000000 Reserved b 1b 0000h 0000h 0000h 0000h 0000h 0000h Varies 1 = The Trim bit in the DATA SET MANAGEMENT command is supported Additional product identifier Reserved Current media serial number (60 ASCII characters)
28
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
00000000000000b Logical sector offset within the first physical sector where the first logical sector is placed 0000h 0000h 0000h 0001h Write-Read-Verify Sector Count Mode 3 Only Verify Sector Count Mode 2 Only NV Cache Capabilities NV Cache feature set version NV Cache Power Mode feature set version Reserved 1 = NV Cache feature set enabled Reserved 1 = NV Cache Power Mode feature set enabled 1 = NV Cache Power Mode feature set supported NV Cache Size in Logical Blocks (LSW) NV Cache Size in Logical Blocks (MSW) Nominal media rotation rate (ATA8-ACS 1699-D Revision 6) Reserved NV Cache Options Reserved Device Estimated Time to Spin Up in Seconds Reserved Write-Read-Verify feature set current mode Reserved
29
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
(O)F
Minimum number of 512 byte units per DOWNLOAD MICROCODE command for mode 3 Maximum number of 512 byte units per DOWNLOAD MICROCODE command for mode 3 Reserved
243 244
255
1. F = The content of the word is fixed and does not change. V = The content of the word is variable and may change depending on the state of the device or the commands executed by the device. X = The content of the word may be fixed or variable. R = The content of the word is reserved and will be zero.
30
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Commands
Table 17: Supported ATA Command Set
See ATA-8 standard for command details Command Name CHECK POWER MODE DEVICE CONFIGURATION RESTORE DEVICE CONFIGURATION FREEZE LOCK DEVICE CONFIGURATION IDENTIFY DEVICE CONFIGURATION SET DOWNLOAD MICROCODE EXECUTE DEVICE DIAGNOSTIC FLUSH CACHE FLUSH CACHE EXT IDENTIFY DEVICE IDLE IDLE IMMEDIATE INITIALIZE DEVICE PARAMETERS NOP READ BUFFER READ DMA (with retry) READ DMA (without retry) READ DMA EXT READ FPDMA QUEUED READ LOG EXT READ MULTIPLE READ MULTIPLE EXT READ NATIVE MAX ADDRESS READ NATIVE MAX ADDRESS EXT READ SECTOR(S) EXT READ SECTOR(S) (with retry) READ SECTOR(S) (without retry) READ VERIFY SECTOR EXT READ VERIFY SECTOR(S) (with retry) RECEIVE FPDMA QUEUED SANITIZE DEVICE SCT WRITE SAME Command Code (hex) 98h or E5h B1h/C1h B1h/C3h B1h/C1h B1h/C3h 92h 90h E7h EAh ECh E3h or 97h E1h or 95h 91h 00h E4h C8h C9h 25h 60h 2Fh C4h 29h F8h 27h 24h 20h 21h 42h 40h 65h B4h 02h/0001h 02h/0002h 02h/0101h 02h/0102h 030h/01h 03h/01h
SCT RETURN ERROR RECOVERY CONTROL SCT SET ERROR RECOVERY CONTROL
PDF: 09005aef84fed121 m500_2_5_ssd.pdf - Rev. E 9/13 EN
31
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
32
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
33
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Compliance
Micron SSDs comply with the following: RoHS green CE (Europe): EN55022, 2006 Class B and EN55024, 1998 + A1: 2001 + A2:2003 FCC: CFR Title 47, Part 15, ICES-003, all Class B UL (US): approval to UL-60950-1, 2nd Edition, 2007-03-27, IEC 60950-1:2005, 2nd Edition BSMI (Taiwan): approval to CNS 13438 C-TICK (Australia, New Zealand): approval to AS/NZS CISPR22 KCC RRL (Korea): approval to KCC MU2-C30025, KCC MU2-C30018 Class B W.E.E.E.: Compliance with EU WEEE directive 2002/96/EC. Additional obligations may apply to customers who place these products in the markets where WEEE is enforced. TUV (Germany): approval to IEC60950/EN60950 VCCI IC (Canada): - This Class B digital apparatus complies with Canadian ICES-003. - Cet appareil numrique de la classe B est conforme la norme NMB-003 du Canada.
FCC Rules
This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures: Reorient or relocate the receiving antenna. Increase the separation between the equipment and the receiver. Connect the equipment into an outlet on a circuit different from that to which the receiver is connected. Consult the dealer or an experienced radio/TV technician for help.
34
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Package Dimensions
Figure 4: 2.5-Inch Package 7mm
13.43mm/0.529in for reference only 4.80mm 0.38 0.189in 0.015
%CL connector
%CL drive
100.50mm/3.957in for reference only 0.30mm/0.012in D&T M3X0.5 for reference only (4 PLCS)
4.07mm 0.160in
61.72mm 2.430in
9.40mm 0.370in 14.00mm 0.551in 90.60mm 3.567in 100.20mm 0.25 3.945in 0.010
35
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
References
Serial ATA: High-speed serialized AT attachment, Serial ATA working group, available at www.sata-io.org SATA 3.1 GOLD, and the following: DEVSLP, SATA31_TPR_C108 rev. 1.0a 10/24/2011 SATA TP #37, Standard SATA Connector 3.3V Power Pin Assignments, Rev. 1.1 10/12/2011 SATA TP #39, DEVSLP Assignment on Standard SATA Connector, Rev. 01 01/02/12 ATA-8 ACS2 (T13/2015-D, Revision 4), and the following: Device Internal Logs (supports SSD Telemetry) IDFY Device Data Logs (supports DEVSLP) TCG Storage Security Subsystem Class Opal; Specification 2.00 Revision 1.00, Feb 24, 2012 TCG Core Specification; Specification 2.00 Revision 2.00, Nov 4, 2011 TCG Storage Interface Interactions: Specification Version 1.02 Revision 1.00 30 December, 2011 IEEE-1667: "Standard Protocol for Authentication in Host Attachments of Transient Storage Devices"
36
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.
Revision History
Rev. E 9/13
Added a power cycle note to thermal monitoring
Rev. D 7/13
Revised thermal monitoring.
Rev. C 5/13
Changed endurance data and added an endurance footnote on cover page. Revised part number chart. Revised and divided the drive lifetime table into two tables, a client computing table and a sequential input table, with new data for these table categories.
Rev. B 2/13
Status changed from Preliminary to Production. Updated Physical Configuration section. Updated Electrical Characteristics section.
Rev. A 1/13
Initial release.
8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 www.micron.com/productsupport Customer Comment Line: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.
PDF: 09005aef84fed121 m500_2_5_ssd.pdf - Rev. E 9/13 EN
37
Micron Technology, Inc. reserves the right to change products or specifications without notice. 2013 Micron Technology, Inc. All rights reserved.