20.06.2013 Views

Spartan-6 FPGA Packaging and Pinouts Product Specification - Xilinx

Spartan-6 FPGA Packaging and Pinouts Product Specification - Xilinx

Spartan-6 FPGA Packaging and Pinouts Product Specification - Xilinx

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Chapter 3: Pinout <strong>and</strong> I/O Bank Diagrams<br />

X-Ref Target - Figure 3-3<br />

X-Ref Target - Figure 3-4<br />

CPG196 Package—LX4, LX9, <strong>and</strong> LX16<br />

User I/O Pins<br />

IO_LXXY_#<br />

A<br />

B<br />

C<br />

D<br />

E<br />

F<br />

G<br />

H<br />

J<br />

K<br />

L<br />

M<br />

N<br />

P<br />

1 2 3 4 5 6 7 8 9 10 11 12 13 14<br />

1 2 3 4 5 6 7 8 9 10 11 12 13 14<br />

I A<br />

H K M B<br />

O C<br />

D<br />

E<br />

F<br />

G<br />

H<br />

J<br />

K<br />

Z L<br />

g W A M<br />

P Y 1 N C D N<br />

b U B 0 P<br />

Multi-Function Pins<br />

VREF<br />

C CCLK<br />

P_GCLK<br />

B CSI<br />

N_GCLK<br />

b CSO<br />

D0 - D15<br />

N DIN<br />

A0 - A25<br />

A DOUT_BUSY<br />

a FCS / FWE / FOE H HSWAPEN<br />

/ HDC / LDC Y INIT<br />

U RDWR_B_VREF 1 0 M1, M0<br />

W AWAKE<br />

Dedicated Pins<br />

P PROGRAM_B_2<br />

K TCK<br />

I TDI<br />

O TDO<br />

M TMS<br />

D DONE_2<br />

Z SUSPEND<br />

g CMPCS_B_2<br />

Other Pins<br />

UG385_c3_03_111909<br />

Figure 3-3: CPG196 Package—LX4, LX9, <strong>and</strong> LX16 Pinout Diagram<br />

A<br />

B<br />

C<br />

D<br />

E<br />

F<br />

G<br />

H<br />

J<br />

K<br />

L<br />

M<br />

N<br />

P<br />

1 2 3 4 5 6 7 8 9 10 11 12 13 14<br />

0 0 0 0 0 0 0 0 0 0 0 A<br />

3 0 0 0 0 0 0 0 0 0 0 0 B<br />

3 0 0 1 1 C<br />

3 3 3 3 0 0 1 1 D<br />

3 3 1 1 E<br />

3 3 3 3 1 1 1 1 F<br />

3 3 1 1 G<br />

3 3 1 1 1 1 H<br />

3 3 3 3 1 1 1 1 J<br />

3 3 1 1 K<br />

3 3 2 2 1 1 L<br />

3 3 2 2 1 1 M<br />

2 2 2 2 2 2 2 2 2 2 2 2 N<br />

2 2 2 2 2 2 2 2 2 2 2 2<br />

P<br />

1 2 3 4 5 6 7 8 9 10 11 12 13 14<br />

UG385_c3_04_110209<br />

Figure 3-4: CPG196 Package—LX4, LX9, <strong>and</strong> LX16 I/O Bank Diagram<br />

274 www.xilinx.com <strong>Spartan</strong>-6 <strong>FPGA</strong> <strong>Packaging</strong><br />

UG385 (v2.2) August 24, 2011<br />

n<br />

GND<br />

VCCAUX<br />

VCCINT<br />

VCCO<br />

NC

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!