default search action
Hao Yu 0001
Person information
- affiliation: Southern University of Science and Technology, Shenzhen, China
- affiliation (former): Nanyang Technological University, School of Electrical and Electronic Engineering, Singapore
- affiliation (former): Berkeley Design Automation, Santa Clara, CA, USA
- affiliation (PhD 2007): University of California at Los Angeles, Department of Electrical Engineering, CA, USA
- unicode name: 余浩
Other persons with the same name
- Hao Yu — disambiguation page
- Hao Yu 0002 — University of Southern California, Department of Electrical Engineering, Los Angeles, CA, USA
- Hao Yu 0003 — Arctic University of Norway, Department of Industrial Engineering, Narvik, Norway
- Hao Yu 0004 — Beihang University, School of Instrumentation Science and Opto-Electronics Engineering, Beijing, China
- Hao Yu 0005 — Fujitsu Research and Development Center, Beijing, China
- Hao Yu 0006 — Jilin Jianzhu University, School of Geomatics and Prospecting Engineering, Changchun, China (and 1 more)
- Hao Yu 0007 — Beihang University, School of Automation Science and Electrical Engineering / Science and Technology on Aircraft Control Laboratory, Beijing, China
- Hao Yu 0008 — IBM T.J. Watson Research Center, Yorktown Heights, NY, USA (and 1 more)
- Hao Yu 0009 — University of Mannheim, Germany
- Hao Yu 0010 — Technical University of Munich, Germany (and 1 more)
- Cody Hao Yu (aka: Hao Yu 0011) — University of California, Los Angeles, USA
- Hao Yu 0012 — China University of Geosciences, Institute of Geophysics and Geomatics, Wuhan, China
- Hao Yu 0013 — University of Oulu, Center of Wireless Communications, Finland (and 1 more)
- Hao Yu 0014 — Boston University, MA, USA
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
- [j81]Laimin Du, Leibin Ni, Xiong Liu, Guanqi Peng, Kai Li, Wei Mao, Hao Yu:
A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier. IEEE Open J. Circuits Syst. 5: 57-68 (2024) - [j80]Boyu Li, Kai Li, Jiajun Zhou, Yuan Ren, Wei Mao, Hao Yu, Ngai Wong:
A Reconfigurable Processing Element for Multiple-Precision Floating/Fixed-Point HPC. IEEE Trans. Circuits Syst. II Express Briefs 71(3): 1401-1405 (2024) - [j79]Wei Mao, Fuyi Li, Jun Liu, Rui Xiao, Kejie Huang, Yongfu Li, Hao Yu, Yan Liu, Genquan Han:
A Low-Power Charge-Domain Bit-Scalable Readout System for Fully-Parallel Computing-in-Memory Accelerators. IEEE Trans. Circuits Syst. II Express Briefs 71(6): 2916-2920 (2024) - [c140]Kai Li, Hantao Huang, Mingqiang Huang, Chenchen Ding, Longyang Lin, Liebing Ni, Hao Yu:
A 29.12 TOPS/W and 1.13 TOPS/mm2 NAS-Optimized Mixed-Precision DNN Accelerator with Vector Split- and-Combination Systolic in 28nm CMOS. CICC 2024: 1-2 - [c139]Ziyi Guan, Hantao Huang, Yupeng Su, Hong Huang, Ngai Wong, Hao Yu:
APTQ: Attention-aware Post-Training Mixed-Precision Quantization for Large Language Models. DAC 2024: 107:1-107:6 - [c138]Quan Cheng, Qiufeng Li, Longyang Lin, Wang Liao, Liuyao Dai, Hao Yu, Masanori Hashimoto:
How accurately can soft error impact be estimated in black-box/white-box cases? - a case study with an edge AI SoC -. DAC 2024: 337:1-337:6 - [c137]Ziyi Guan, Boyu Li, Yuan Ren, Muqun Niu, Hantao Huang, Graziano Chesi, Hao Yu, Ngai Wong:
An Isotropic Shift-Pointwise Network for Crossbar-Efficient Neural Network Design. DATE 2024: 1-6 - [c136]Zikun Wei, Tingting Wang, Chenchen Ding, Bohan Wang, Ziyi Guan, Hantao Huang, Hao Yu:
FMTT: Fused Multi-Head Transformer with Tensor-Compression for 3D Point Clouds Detection on Edge Devices. DATE 2024: 1-6 - [c135]Shuxin Yang, Chenchen Ding, Mingqiang Huang, Kai Li, Chenghao Li, Zikun Wei, Sixiao Huang, Jingyao Dong, Liuyang Zhang, Hao Yu:
LAMPS: A Layer-wised Mixed-Precision-and-Sparsity Accelerator for NAS-Optimized CNNs on FPGA. FCCM 2024: 90-96 - [i9]Ziyi Guan, Hantao Huang, Yupeng Su, Hong Huang, Ngai Wong, Hao Yu:
APTQ: Attention-aware Post-Training Mixed-Precision Quantization for Large Language Models. CoRR abs/2402.14866 (2024) - [i8]Hongwei Ren, Yue Zhou, Jiadong Zhu, Haotian Fu, Yulong Huang, Xiaopeng Lin, Yuetong Fang, Fei Ma, Hao Yu, Bojun Cheng:
Rethinking Efficient and Effective Point-based Networks for Event Camera Classification and Regression: EventMamba. CoRR abs/2405.06116 (2024) - [i7]Mingqiang Huang, Ao Shen, Kai Li, Haoxiang Peng, Boyu Li, Hao Yu:
EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models. CoRR abs/2407.21325 (2024) - [i6]Yupeng Su, Ziyi Guan, Xiaoqun Liu, Tianlai Jin, Dongkuan Wu, Graziano Chesi, Ngai Wong, Hao Yu:
LLM-Barber: Block-Aware Rebuilder for Sparsity Mask in One-Shot for Large Language Models. CoRR abs/2408.10631 (2024) - 2023
- [j78]Quan Cheng, Mingqiang Huang, Changhai Man, Ao Shen, Liuyao Dai, Hao Yu, Masanori Hashimoto:
Reliability Exploration of System-on-Chip With Multi-Bit-Width Accelerator for Multi-Precision Deep Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 70(10): 3978-3991 (2023) - [j77]Mingqiang Huang, Junyi Luo, Chenchen Ding, Zikun Wei, Sixiao Huang, Hao Yu:
An Integer-Only and Group-Vector Systolic Accelerator for Efficiently Mapping Vision Transformer on Edge. IEEE Trans. Circuits Syst. I Regul. Pap. 70(12): 5289-5301 (2023) - [j76]Quan Cheng, Liuyao Dai, Mingqiang Huang, Ao Shen, Wei Mao, Masanori Hashimoto, Hao Yu:
A Low-Power Sparse Convolutional Neural Network Accelerator With Pre-Encoding Radix-4 Booth Multiplier. IEEE Trans. Circuits Syst. II Express Briefs 70(6): 2246-2250 (2023) - [j75]Jie Shi, Xiaohu Fang, Hao Yu, Jiangwei Sui, Kwok-Keung Michael Cheng:
Novel Wideband Millimeter-Wave GaN Power Amplifier Design Using Transistors With Large Drain Capacitance and High Optimum Load Impedance. IEEE Trans. Circuits Syst. II Express Briefs 70(12): 4309-4313 (2023) - [c134]Haoxiang Zhou, Haiqiao Hong, Dingbang Liu, Hang Liu, Yu Xia, Kai Li, Jun Liu, Shaobo Luo, Wei Mao, Hao Yu:
RISC-V based Fully-Parallel SRAM Computing-in-Memory Accelerator with High Hardware Utilization and Data Reuse Rate. AICAS 2023: 1-5 - [c133]Zicheng He, Ao Shen, Qiufeng Li, Quan Cheng, Hao Yu:
Agile Hardware and Software Co-Design for RISC-V-Based Multi-Precision Deep Learning Microprocessor. ASP-DAC 2023: 490-495 - [c132]Changhai Man, Cheng Chang, Chenchen Ding, Ao Shen, Hongwei Ren, Ziyi Guan, Yuan Cheng, Shaobo Luo, Rumin Zhang, Ngai Wong, Hao Yu:
RankSearch: An Automatic Rank Search Towards Optimal Tensor Compression for Video LSTM Networks on Edge. DATE 2023: 1-2 - [c131]Mingqiang Huang, Yucen Liu, Sixiao Huang, Kai Li, Qiuping Wu, Hao Yu:
Multi-bit-width CNN Accelerator with Systolic-in-Systolic Dataflow and Single DSP Multiple Multiplication Scheme. FPGA 2023: 229 - [c130]Chenchen Ding, Hongwei Ren, Zhiru Guo, Minjie Bi, Changhai Man, Tingting Wang, Shuwei Li, Shaobo Luo, Rumin Zhang, Hao Yu:
TT-LCD: Tensorized-Transformer based Loop Closure Detection for Robotic Visual SLAM on Edge. ICARM 2023: 166-172 - 2022
- [j74]Haoran Lyu, Fengwei An, Shirui Zhao, Wei Mao, Hao Yu:
A 703.4-GOPs/W Binary SegNet Processor With Computing-Near-Memory Architecture for Road Detection. IEEE Des. Test 39(2): 74-83 (2022) - [j73]Dingbang Liu, Haoxiang Zhou, Wei Mao, Jun Liu, Yuliang Han, Changhai Man, Qiuping Wu, Zhiru Guo, Mingqiang Huang, Shaobo Luo, Mingsong Lv, Quan Chen, Hao Yu:
An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing. IEEE J. Emerg. Sel. Topics Circuits Syst. 12(4): 821-834 (2022) - [j72]Yufei Chen, Tingtao Li, Qinming Zhang, Wei Mao, Nan Guan, Mei Tian, Hao Yu, Cheng Zhuo:
ANT-UNet: Accurate and Noise-Tolerant Segmentation for Pathology Image Processing. ACM J. Emerg. Technol. Comput. Syst. 18(2): 27:1-27:17 (2022) - [j71]Mingqiang Huang, Yucen Liu, Changhai Man, Kai Li, Quan Cheng, Wei Mao, Hao Yu:
A High Performance Multi-Bit-Width Booth Vector Systolic Accelerator for NAS Optimized Deep Learning Neural Networks. IEEE Trans. Circuits Syst. I Regul. Pap. 69(9): 3619-3631 (2022) - [j70]Kai Li, Wei Mao, Junzhuo Zhou, Boyu Li, Zhengke Yang, Shuxing Yang, Laimin Du, Sixiao Huang, Hao Yu:
A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing. IEEE Trans. Circuits Syst. II Express Briefs 69(10): 4123-4127 (2022) - [j69]Shuwei Li, Changhai Man, Ao Shen, Ziyi Guan, Wei Mao, Shaobo Luo, Rumin Zhang, Hao Yu:
A Fall Detection Network by 2D/3D Spatio-temporal Joint Models with Tensor Compression on Edge. ACM Trans. Embed. Comput. Syst. 21(6): 83:1-83:19 (2022) - [j68]Qi Sun, Tinghuan Chen, Siting Liu, Jianli Chen, Hao Yu, Bei Yu:
Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design. ACM Trans. Design Autom. Electr. Syst. 27(4): 31:1-31:27 (2022) - [j67]Wei Mao, Kai Li, Quan Cheng, Liuyao Dai, Boyu Li, Xinang Xie, He Li, Longyang Lin, Hao Yu:
A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing. IEEE Trans. Very Large Scale Integr. Syst. 30(2): 213-226 (2022) - [j66]Wei Mao, Liuyao Dai, Kai Li, Quan Cheng, Yuhang Wang, Laimin Du, Shaobo Luo, Mingqiang Huang, Hao Yu:
An Energy-Efficient Mixed-Bitwidth Systolic Accelerator for NAS-Optimized Deep Neural Networks. IEEE Trans. Very Large Scale Integr. Syst. 30(12): 1878-1890 (2022) - [c129]Kai Li, Junzhuo Zhou, Boyu Li, Shuxing Yang, Sixiao Huang, Shaobo Luo, Wei Mao, Hao Yu:
A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing. AICAS 2022: 226-229 - [c128]Dingbang Liu, Wei Mao, Haoxiang Zhou, Jun Liu, Qiuping Wu, Haiqiao Hong, Hao Yu:
An Energy-Efficient Mixed-Bit ReRAM-based Computing-in-Memory CNN Accelerator with Fully Parallel Readout. APCCAS 2022: 1-5 - [c127]Shaobo Luo, Zhiyuan Xie, Gengxin Chen, Lei Cui, Mei Yan, Xiwei Huang, Shuwei Li, Changhai Man, Wei Mao, Hao Yu:
Hierarchical DNN with Heterogeneous Computing Enabled High-Performance DNA Sequencing. APCCAS 2022: 35-40 - [c126]Laimin Du, Leibin Ni, Xiong Liu, Wei Mao, Hao Yu:
A Low-Power Approximate Multiplier with Sign-Focus Compressor and Error Compensation. APCCAS 2022: 226-230 - [c125]Liuyao Dai, Quan Cheng, Yuhang Wang, Gengbin Huang, Junzhuo Zhou, Kai Li, Wei Mao, Hao Yu:
An Energy-Efficient Bit-Split-and-Combination Systolic Accelerator for NAS-Based Multi-Precision Convolution Neural Networks. ASP-DAC 2022: 448-453 - [c124]Kai Li, Junzhuo Zhou, Yuhang Wang, Junyi Luo, Zhengke Yang, Shuxin Yang, Wei Mao, Mingqiang Huang, Hao Yu:
A Precision-Scalable Energy-Efficient Bit-Split-and-Combination Vector Systolic Accelerator for NAS-Optimized DNNs on Edge. DATE 2022: 730-735 - [c123]Shuwei Li, Zhiru Guo, Ao Shen, Zheqi Yu, Wei Mao, Shaobo Luo, Hao Yu:
BaseFormer: Transformer based Base-Caller for Fast and Accurate Next Generation Sequencing. EMBC 2022: 463-466 - [c122]Mingqiang Huang, Yucen Liu, Quan Cheng, Shuxin Yang, Kai Li, Junyi Luo, Zhengke Yang, Qiufeng Li, Hao Yu, Changhai Man:
A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA. FPGA 2022: 50 - [c121]Chenghao Li, Hongwei Ren, Minjie Bi, Chenchen Ding, Wenjie Li, Rumin Zhang, Xiaoguang Liu, Hao Yu:
TLCD: A Transformer based Loop Closure Detection for Robotic Visual SLAM. ICARM 2022: 261-267 - [c120]Yuan Cheng, Rui Lin, Peining Zhen, Tianshu Hou, Chiu Wa Ng, Hai-Bao Chen, Hao Yu, Ngai Wong:
FASSST: Fast Attention Based Single-Stage Segmentation Net for Real-Time Instance Segmentation. WACV 2022: 2714-2722 - 2021
- [j65]Dingbang Liu, Hao Yu, Yang Chai:
Low-Power Computing with Neuromorphic Engineering. Adv. Intell. Syst. 3(2): 2000150 (2021) - [j64]Sai Manoj Pudukotai Dinakarrao, Hantao Huang, Hao Yu:
Energy-Efficient and Error-Resilient Cognitive I/O for 3-D-Integrated Manycore Microprocessors. IEEE Des. Test 38(6): 88-95 (2021) - [j63]Hai-Bao Chen, Shan Jiang, Guanghui He, Bingyi Zhang, Hao Yu:
TEANS: A Target Enhancement and Attenuated Nonmaximum Suppression Object Detector for Remote Sensing Images. IEEE Geosci. Remote. Sens. Lett. 18(4): 632-636 (2021) - [j62]Peining Zhen, Hai-Bao Chen, Yuan Cheng, Zhigang Ji, Bin Liu, Hao Yu:
Fast Video Facial Expression Recognition by a Deeply Tensor-Compressed LSTM Neural Network for Mobile Devices. ACM Trans. Internet Things 2(4): 23:1-23:26 (2021) - [j61]Yuan Cheng, Yuchao Yang, Hai-Bao Chen, Ngai Wong, Hao Yu:
S3-Net: A Fast Scene Understanding Network by Single-Shot Segmentation for Autonomous Driving. ACM Trans. Intell. Syst. Technol. 12(5): 58:1-58:19 (2021) - [c119]Kai Li, Wei Mao, Xinang Xie, Quan Cheng, Huan Xie, Zhenjiang Dong, Hao Yu:
Multiple-Precision Floating-Point Dot Product Unit for Efficient Convolution Computation. AICAS 2021: 1-4 - [c118]Qi Sun, Tinghuan Chen, Siting Liu, Jin Miao, Jianli Chen, Hao Yu, Bei Yu:
Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design. DATE 2021: 46-51 - [c117]Ziyi Guan, Shuwei Li, Yuan Cheng, Changhai Man, Wei Mao, Ngai Wong, Hao Yu:
A Video-based Fall Detection Network by Spatio-temporal Joint-point Model on Edge Devices. DATE 2021: 422-427 - [c116]Wei Mao, Kai Li, Xinang Xie, Shirui Zhao, He Li, Hao Yu:
A Reconfigurable Multiple-Precision Floating-Point Dot Product Unit for High-Performance Computing. DATE 2021: 1793-1798 - [c115]Yuchao Yang, Hongwei Ren, Chenghao Li, Chenchen Ding, Hao Yu:
An Edge-device Based Fast Fall Detection Using Spatio-temporal Optical Flow Model. EMBC 2021: 5067-5071 - [c114]Yuan Cheng, Yuchao Yang, Hai-Bao Chen, Ngai Wong, Hao Yu:
S3-Net: A Fast and Lightweight Video Scene Understanding Network by Single-shot Segmentation. WACV 2021: 3328-3336 - 2020
- [j60]Shunli Ma, Yan Wang, Xinyu Chen, Tianxiang Wu, Xi Wang, Hongwei Tang, Yuting Yao, Hao Yu, Yaochen Sheng, Jingyi Ma, Junyan Ren, Wenzhong Bao:
Analog Integrated Circuits Based on Wafer-Level Two-Dimensional MoS2 Materials With Physical and SPICE Model. IEEE Access 8: 197287-197299 (2020) - [j59]Yuan Cheng, Guangya Li, Ngai Wong, Hai-Bao Chen, Hao Yu:
DEEPEYE: A Deeply Tensor-Compressed Neural Network for Video Comprehension on Terminal Devices. ACM Trans. Embed. Comput. Syst. 19(3): 18:1-18:25 (2020) - [c113]Yuan Cheng, Guangtai Huang, Peining Zhen, Bin Liu, Hai-Bao Chen, Ngai Wong, Hao Yu:
An Anomaly Comprehension Neural Network for Surveillance Videos on Terminal Devices. DATE 2020: 1396-1401 - [c112]Wei Mao, Zhihua Xiao, Peng Xu, Hongwei Ren, Dingbang Liu, Shirui Zhao, Fengwei An, Hao Yu:
Energy-Efficient Machine Learning Accelerator for Binary Neural Networks. ACM Great Lakes Symposium on VLSI 2020: 77-82 - [i5]Rui Lin, Ching-Yun Ko, Zhuolun He, Cong Chen, Yuan Cheng, Hao Yu, Graziano Chesi, Ngai Wong:
HOTCAKE: Higher Order Tucker Articulated Kernels for Deeper CNN Compression. CoRR abs/2002.12663 (2020) - [i4]Yuan Cheng, Yuchao Yang, Hai-Bao Chen, Ngai Wong, Hao Yu:
S3-Net: A Fast and Lightweight Video Scene Understanding Network by Single-shot Segmentation. CoRR abs/2011.02265 (2020)
2010 – 2019
- 2019
- [j58]Yuan Cheng, Chao Wang, Hai-Bao Chen, Hao Yu:
A large-scale in-memory computing for deep neural network with trained quantization. Integr. 69: 345-355 (2019) - [j57]Wenjuan Liu, Leming He, Xubo Wang, Jia Zhou, Weijiang Xu, Nikolay Smagin, Malika Toubal, Hao Yu, Yuandong Gu, Jinghui Xu, Denis Remiens, Junyan Ren:
3D FEM Analysis of High-Frequency AlN-Based PMUT Arrays on Cavity SOI. Sensors 19(20): 4450 (2019) - [j56]Shunli Ma, Hao Yu, Qun Jane Gu, Junyan Ren:
A 5-10-Gb/s 12.5-mW Source Synchronous I/O Interface With 3-D Flip Chip Package. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(2): 555-568 (2019) - [j55]Soumitra Roy Joy, Mikhail Erementchouk, Hao Yu, Pinaki Mazumder:
Spoof Plasmon Interconnects - Communications Beyond RC Limit. IEEE Trans. Commun. 67(1): 599-610 (2019) - [j54]Guang-Bin Huang, E. S. Eleftheriou, Dhireesha Kudithipudi, Jonathan Tapson, Hao Yu:
Guest Editorial: Special Issue on New Trends in Smart Chips and Smart Hardware. IEEE Trans. Emerg. Top. Comput. Intell. 3(1): 1-3 (2019) - [j53]Yixing Li, Zichuan Liu, Wenye Liu, Yu Jiang, Yongliang Wang, Wang Ling Goh, Hao Yu, Fengbo Ren:
A 34-FPS 698-GOP/s/W Binarized Deep Neural Network-Based Natural Scene Text Interpretation Accelerator for Mobile Edge Computing. IEEE Trans. Ind. Electron. 66(9): 7407-7416 (2019) - [j52]Hantao Huang, Hao Yu:
LTNN: A Layerwise Tensorized Compression of Multilayer Neural Network. IEEE Trans. Neural Networks Learn. Syst. 30(5): 1497-1511 (2019) - [j51]Yuan Liang, Chirn Chye Boon, Chenyang Li, Xiao-Lan Tang, Herman Jalli Ng, Dietmar Kissinger, Yong Wang, Qingfeng Zhang, Hao Yu:
Design and Analysis of $D$ -Band On-Chip Modulator and Signal Source Based on Split-Ring Resonator. IEEE Trans. Very Large Scale Integr. Syst. 27(7): 1513-1526 (2019) - [c111]Yuan Cheng, Ngai Wong, Xiong Liu, Leibin Ni, Hai-Bao Chen, Hao Yu:
A Low-Power High-Throughput In-Memory CMOS-ReRAM Accelerator for Large-Scale Deep Residual Neural Networks. ASICON 2019: 1-4 - [c110]Yufei Chen, Qinming Zhang, Tingtao Li, Hao Yu, Mei Tian, Cheng Zhuo:
ANT-UNet: Accurate and Noise-Tolerant Segmentation for Pathology Image Processing. BioCAS 2019: 1-4 - [c109]Peining Zhen, Bin Liu, Yuan Cheng, Hai-Bao Chen, Hao Yu:
Fast video facial expression recognition by deeply tensor-compressed LSTM neural network on mobile device. SEC 2019: 298-300 - [c108]Yuan Cheng, Guangya Li, Ngai Wong, Hai-Bao Chen, Hao Yu:
DEEPEYE: A Deeply Tensor-Compressed Neural Network Hardware Accelerator: Invited Paper. ICCAD 2019: 1-8 - [c107]Shirui Zhao, Fengwei An, Hao Yu:
A 307-fps 351.7-GOPs/W Deep Learning FPGA Accelerator for Real-Time Scene Text Recognition. FPT 2019: 263-266 - 2018
- [j50]Jiang Luo, Jin He, Guangyin Feng, Alit Apriyana, Ya Fang, Zhe Xue, Qijun Huang, Hao Yu:
A D-Band Amplifier in 65 nm Bulk CMOS for Short-Distance Data Center Communication. IEEE Access 6: 53191-53200 (2018) - [j49]Dongjun Xu, Ningmei Yu, Hantao Huang, Sai Manoj Pudukotai Dinakarrao, Hao Yu:
Q-Learning-Based Voltage-Swing Tuning and Compensation for 2.5-D Memory-Logic Integration. IEEE Des. Test 35(2): 91-99 (2018) - [j48]Yixing Li, Zichuan Liu, Kai Xu, Hao Yu, Fengbo Ren:
A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks. ACM J. Emerg. Technol. Comput. Syst. 14(2): 18:1-18:16 (2018) - [j47]Yu Jiang, Xu Liu, Tran Chien Dang, Xiwei Huang, Hao Feng, Qing Zhang, Hao Yu:
A High-Sensitivity Potentiometric 65-nm CMOS ISFET Sensor for Rapid E. coli Screening. IEEE Trans. Biomed. Circuits Syst. 12(2): 402-415 (2018) - [j46]Hantao Huang, Hang Xu, Yuehua Cai, Suleman Khalid Rai, Hao Yu:
Distributed Machine Learning on Smart-Gateway Network toward Real-Time Smart-Grid Energy Management with Behavior Cognition. ACM Trans. Design Autom. Electr. Syst. 23(5): 56:1-56:26 (2018) - [c106]Zichuan Liu, Yixing Li, Fengbo Ren, Wang Ling Goh, Hao Yu:
SqueezedText: A Real-Time Scene Text Recognition by Binary Convolutional Encoder-Decoder Network. AAAI 2018: 7194-7201 - [c105]Hao Yu, Guoyong Shi:
Symbolic Circuit Reduction for Multistage Amplifier Macromodeling. APCCAS 2018: 247-250 - [c104]Yu Jiang, Hao Yu, Xiaojian Fu, Chathuranga Hettiarachchi, He Xu, Ye Li, Tien-Hoa Nguyen, Longtao Dong, Cuong Dang, Qing Zhang:
A Nano-Filter-Integrated CMOS Image Sensor for Fluorescent Biomedical Imaging. BioCAS 2018: 1-4 - [c103]Yuan Liang, Hao Yu, Chirn Chye Boon, Chenyang Li, Dietmar Kissinger, Yong Wang:
D-Band Surface-Wave Modulator and Signal Source with 40 dB Extinction Ratio and 3.7mW Output Power in 65 nm CMOS. ESSCIRC 2018: 142-145 - [i3]Yuan Cheng, Guangya Li, Hai-Bao Chen, Sheldon X.-D. Tan, Hao Yu:
DEEPEYE: A Compact and Accurate Video Comprehension at Terminal Devices Compressed with Quantization and Tensorization. CoRR abs/1805.07935 (2018) - 2017
- [j45]Srikanth Reddy K, Lokesh Kumar Panwar, Bijaya K. Panigrahi, Rajesh Kumar, Hao Yu:
Demand side management with consumer clusters in cyber-physical smart distribution system considering price-based and reward-based scheduling programs. IET Cyper-Phys. Syst.: Theory & Appl. 2(2): 75-83 (2017) - [j44]Leibin Ni, Hantao Huang, Zichuan Liu, Rajiv V. Joshi, Hao Yu:
Distributed In-Memory Computing on Binary RRAM Crossbar. ACM J. Emerg. Technol. Comput. Syst. 13(3): 36:1-36:18 (2017) - [j43]Dongsuk Jeon, Qing Dong, Yejoong Kim, Xiaolong Wang, Shuai Chen, Hao Yu, David T. Blaauw, Dennis Sylvester:
A 23-mW Face Recognition Processor with Mostly-Read 5T Memory in 40-nm CMOS. IEEE J. Solid State Circuits 52(6): 1628-1642 (2017) - [j42]Yuhao Wang, Xin Li, Kai Xu, Fengbo Ren, Hao Yu:
Data-Driven Sampling Matrix Boolean Optimization for Energy-Efficient Biomedical Signal Acquisition by Compressive Sensing. IEEE Trans. Biomed. Circuits Syst. 11(2): 255-266 (2017) - [j41]Xu Liu, Xiwei Huang, Yu Jiang, Hang Xu, Jing Guo, Han Wei Hou, Mei Yan, Hao Yu:
A Microfluidic Cytometer for Complete Blood Count With a 3.2-Megapixel, 1.1- μm-Pitch Super-Resolution Image Sensor in 65-nm BSI CMOS. IEEE Trans. Biomed. Circuits Syst. 11(4): 794-803 (2017) - [j40]Hantao Huang, Yuehua Cai, Hang Xu, Hao Yu:
A Multiagent Minority-Game-Based Demand-Response Management of Smart Buildings Toward Peak Load Reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(4): 573-585 (2017) - [j39]Sai Manoj P. D., Jie Lin, Shikai Zhu, Yingying Yin, Xu Liu, Xiwei Huang, Chongshen Song, Wenqi Zhang, Mei Yan, Zhiyi Yu, Hao Yu:
A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator. IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(6): 1432-1443 (2017) - [c102]Yu Jiang, Philippe Coquet, Hao Yu:
Fast food safety screening with CMOS high-sensitivity large-arrayed ISFET sensor. BioCAS 2017: 1-4 - [c101]Alit Apriyana, Guangyin Feng, Yang Shang, Jincai Wen, Lingling Sun, Hao Yu:
An efficient 4-way-combined 291 GHz signal source with 1.75 mW peak output power in 65 nm CMOS. CICC 2017: 1-4 - [c100]Hantao Huang, Suleman Khalid Rai, Wenye Liu, Hao Yu:
A fast online sequential learning accelerator for IoT network intrusion detection: work-in-progress. CODES+ISSS 2017: 18:1-18:2 - [c99]Zichuan Liu, Yifei Hu, Hang Xu, Lamees Nasser, Philippe Coquet, Thomas Boudier, Hao Yu:
NucleiNet: A convolutional encoder-decoder network for bio-image denoising. EMBC 2017: 1986-1989 - [c98]Yixing Li, Zichuan Liu, Kai Xu, Hao Yu, Fengbo Ren:
A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks (Abstract Only). FPGA 2017: 290-291 - [c97]Leibin Ni, Zichuan Liu, Wenhao Song, J. Joshua Yang, Hao Yu, Kanwen Wang, Yuangang Wang:
An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar. ISLPED 2017: 1-6 - [c96]Hao Yu, Guoyong Shi:
Developing a web-based symbolic circuit analysis tool for learning and design aid. SMACD 2017: 1-4 - [c95]Hantao Huang, Leibin Ni, Hao Yu:
LTNN: An energy-efficient machine learning accelerator on 3D CMOS-RRAM for layer-wise tensorized neural network. SoCC 2017: 280-285 - [c94]Hao Yu:
Energy efficient VLSI circuits for machine learning on-chip. VLSI-DAT 2017: 1 - [i2]Yixing Li, Zichuan Liu, Kai Xu, Hao Yu, Fengbo Ren:
A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks. CoRR abs/1702.06392 (2017) - 2016
- [b3]Hao Yu, Leibin Ni, Yuhao Wang:
Non-Volatile In-Memory Computing by Spintronics. Synthesis Lectures on Emerging Engineering Technologies, Morgan & Claypool Publishers 2016, ISBN 978-3-031-00904-4, pp. 1-161 - [j38]Chip-Hong Chang, Tae-Hyoung Kim, Hao Yu:
Editorial. J. Circuits Syst. Comput. 25(1): 1602001:1-1602001:5 (2016) - [j37]Xiwei Huang, Yu Jiang, Xu Liu, Hang Xu, Zhi Han, Hailong Rong, Haiping Yang, Mei Yan, Hao Yu:
Machine Learning Based Single-Frame Super-Resolution Processing for Lensless Blood Cell Counting. Sensors 16(11): 1836 (2016) - [j36]Sai Manoj P. D., Hao Yu, Hantao Huang, Dongjun Xu:
A Q-Learning Based Self-Adaptive I/O Communication for 2.5D Integrated Many-Core Microprocessor and Memory. IEEE Trans. Computers 65(4): 1185-1196 (2016) - [j35]Leibin Ni, Sai Manoj P. D., Yang Song, Chenjie Gu, Hao Yu:
A Zonotoped Macromodeling for Eye-Diagram Verification of High-Speed I/O Links With Jitter and Parameter Variations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(6): 1040-1051 (2016) - [j34]Yuhao Wang, Leibin Ni, Chip-Hong Chang, Hao Yu:
DW-AES: A Domain-Wall Nanowire-Based AES for High Throughput and Energy-Efficient Data Encryption in Non-Volatile Memory. IEEE Trans. Inf. Forensics Secur. 11(11): 2426-2440 (2016) - [c93]Hantao Huang, Leibin Ni, Yuhao Wang, Hao Yu, Zongwei Wang, Yimao Cai, Ru Huang:
A 3D multi-layer CMOS-RRAM accelerator for neural network. 3DIC 2016: 1-5 - [c92]Leibin Ni, Yuhao Wang, Hao Yu, Wei Yang, Chuliang Weng, Junfeng Zhao:
An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar. ASP-DAC 2016: 280-285 - [c91]Xiwei Huang, Yu Jiang, Hang Xu, Xu Liu, Han Wei Hou, Mei Yan, Hao Yu:
A convolutional neural network based single-frame super-resolution for lensless blood cell counting. BioCAS 2016: 168-171 - [c90]Hantao Huang, Yuehua Cai, Hao Yu:
Distributed-neuron-network based machine learning on smart-gateway network towards real-time indoor data analytics. DATE 2016: 720-725 - [c89]Leibin Ni, Hantao Huang, Hao Yu:
On-line machine learning accelerator on digital RRAM-crossbar. ISCAS 2016: 113-116 - [c88]Yu Jiang, Xu Liu, Xiwei Huang, Yang Shang, Mei Yan, Hao Yu:
Lab-on-CMOS: A multi-modal CMOS sensor platform towards personalized DNA sequencing. ISCAS 2016: 2266-2269 - [c87]Pengwei Chen, Jin He, Jiang Luo, Hao Wang, Sheng Chang, Qijun Huang, Hao Yu, Xiaopeng Yu:
Fully integrated pseudo differential K-band power amplifier in 0.13um standard CMOS. ISIC 2016: 1-4 - [c86]Wei Pang, Hantao Huang, Fengwei An, Hao Yu:
Low-power and real-time computer vision on-chip. ISOCC 2016: 43-44 - [c85]Hantao Huang, Hao Yu, Cheng Zhuo, Fengbo Ren:
A Compressive-sensing based Testing Vehicle for 3D TSV Pre-bond and Post-bond Testing Data. ISPD 2016: 19-25 - [c84]Suman Deb, Anupam Chattopadhyay, Hao Yu:
Energy Optimization of Racetrack Memory-Based SIMON Block Cipher. ISVLSI 2016: 431-436 - [c83]Leibin Ni, Hantao Huang, Hao Yu:
A memristor network with coupled oscillator and crossbar towards L2-norm based machine learning. NANOARCH 2016: 179-184 - [c82]Zichuan Liu, Yuan Liang, Nan Li, Guangyin Feng, Hao Yu, Shaojie Chen:
An Energy-efficient Adaptive Sub-THz Wireless Interconnect with MIMO-Beamforming between Cores and DRAMs. NANOCOM 2016: 26:1-26:6 - [c81]Yuan Liang, Guangyin Feng, Xiaojian Fu, Hao Yu:
An Energy Efficient CMOS Sub-THz Interconnect with Surface Plasmonic Converter and Oscillator. NANOCOM 2016: 27:1-27:6 - [c80]Suman Deb, Leibin Ni, Hao Yu, Anupam Chattopadhyay:
Racetrack memory-based encoder/decoder for low-power interconnect architectures. SAMOS 2016: 281-287 - [c79]Hang Xu, Hantao Huang, Suleman Khalid Rai, Hao Yu:
Distributed machine learning based smart-grid energy management with occupant cognition. SmartGridComm 2016: 491-496 - [i1]Zichuan Liu, Yixing Li, Fengbo Ren, Hao Yu:
A Binary Convolutional Encoder-decoder Network for Real-time Natural Scene Text Processing. CoRR abs/1612.03630 (2016) - 2015
- [j33]Dongjun Xu, Sai Manoj P. D., Kanwen Wang, Hao Yu, Ningmei Yu, Mingbin Yu:
A 2.5-D Memory-Logic Integration With Data-Pattern-Aware Memory Controller. IEEE Des. Test 32(4): 49-58 (2015) - [j32]Xiwei Huang, Hao Yu, Xu Liu, Yu Jiang, Mei Yan:
A Single-Frame Superresolution Algorithm for Lab-on-a-Chip Lensless Microfluidic Imaging. IEEE Des. Test 32(6): 32-40 (2015) - [j31]Xiwei Huang, Xiaolong Wang, Mei Yan, Hao Yu:
A robust recognition error recovery for micro-flow cytometer by machine-learning enhanced single-frame super-resolution processing. Integr. 51: 208-218 (2015) - [j30]Ismail Cevik, Xiwei Huang, Hao Yu, Mei Yan, Suat U. Ay:
An Ultra-Low Power CMOS Image Sensor with On-Chip Energy Harvesting and Power Management Capability. Sensors 15(3): 5531-5554 (2015) - [j29]Xiwei Huang, Hao Yu, Xu Liu, Yu Jiang, Mei Yan, Dongping Wu:
A Dual-Mode Large-Arrayed CMOS ISFET Sensor for Accurate and High-Throughput pH Sensing in Biomedical Diagnosis. IEEE Trans. Biomed. Eng. 62(9): 2224-2233 (2015) - [j28]Sai Manoj P. D., Hao Yu, Kanwen Wang:
3D Many-Core Microprocessor Power Management by Space-Time Multiplexing Based Demand-Supply Matching. IEEE Trans. Computers 64(11): 3022-3036 (2015) - [j27]Xuexin Liu, Hao Yu, Sheldon X.-D. Tan:
A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits. IEEE Trans. Very Large Scale Integr. Syst. 23(3): 480-492 (2015) - [c78]Xiwei Huang, Yu Jiang, Yang Shang, Hao Yu, Lingling Sun:
A CMOS THz-sensing system towards label-free DNA sequencing. ASICON 2015: 1-4 - [c77]Xiwei Huang, Jing Guo, Mei Yan, Hao Yu:
A 64×64 1200fps dual-mode CMOS ion-image sensor for accurate DNA sequencing. ASP-DAC 2015: 28-29 - [c76]Yu Jiang, Xu Liu, Xiwei Huang, Jing Guo, Mei Yan, Hao Yu, Jui-Cheng Huang, Kenny Cheng-Hsiang Hsieh, Tung-Tsun Chen:
A 201 mV/pH, 375 fps and 512×576 CMOS ISFET sensor in 65nm CMOS technology. CICC 2015: 1-4 - [c75]Jie Lin, Shikai Zhu, Zhiyi Yu, Dongjun Xu, Sai Manoj P. D., Hao Yu:
A scalable and reconfigurable 2.5D integrated multicore processor on silicon interposer. CICC 2015: 1-4 - [c74]Yuhao Wang, Hantao Huang, Leibin Ni, Hao Yu, Mei Yan, Chuliang Weng, Wei Yang, Junfeng Zhao:
An energy-efficient non-volatile in-memory accelerator for sparse-representation based face recognition. DATE 2015: 932-935 - [c73]Yuehua Cai, Suleman Khalid Rai, Hao Yu:
Indoor positioning by distributed machine-learning based data analytics on smart gateway network. IPIN 2015: 1-8 - [c72]Lun Yang, Yuanqing Cheng, Yuhao Wang, Hao Yu, Weisheng Zhao, Aida Todri-Sanial:
A body-biasing of readout circuit for STT-RAM with improved thermal reliability. ISCAS 2015: 1530-1533 - [c71]Xu Liu, Lei Yao, Peng Li, Mei Yan, Shih-Cheng Yen, Hao Yu, Minkyu Je, Yong Ping Xu:
A 16-channel 24-V 1.8-mA power efficiency enhanced neural/muscular stimulator with exponentially decaying stimulation current. ISCAS 2015: 2992-2995 - [c70]Yuhao Wang, Xin Li, Hao Yu, Leibin Ni, Wei Yang, Chuliang Weng, Junfeng Zhao:
Optimizing Boolean embedding matrix for compressive sensing in RRAM crossbar. ISLPED 2015: 13-18 - [c69]Yuan Liang, Hao Yu, Junfeng Zhao, Wei Yang, Yuangang Wang:
An energy efficient and low cross-talk CMOS sub-THz I/O with surface-wave modulator and interconnect. ISLPED 2015: 110-115 - [c68]Sai Manoj P. D., Kanwen Wang, Hantao Huang, Hao Yu:
Smart I/Os: a data-pattern aware 2.5D interconnect with space-time multiplexing. SLIP 2015: 1-6 - [c67]Dongsuk Jeon, Qing Dong, Yejoong Kim, Xiaolong Wang, Shuai Chen, Hao Yu, David T. Blaauw, Dennis Sylvester:
A 23mW face recognition accelerator in 40nm CMOS with mostly-read 5T memory. VLSIC 2015: 48- - 2014
- [b2]Hao Yu, Yuhao Wang:
Design Exploration of Emerging Nano-scale Non-volatile Memory. Springer 2014, ISBN 978-1-4939-0550-8, pp. I-X, 1-192 - [j26]Fang Gong, Hao Yu, Yiyu Shi, Lei He:
Variability-Aware Parametric Yield Estimation for Analog/Mixed-Signal Circuits: Concepts, Algorithms, and Challenges. IEEE Des. Test 31(4): 6-15 (2014) - [j25]Yang Song, Hao Yu, Sai Manoj Pudukotai Dinakarrao:
Reachability-Based Robustness Verification and Optimization of SRAM Dynamic Stability Under Process Variations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(4): 585-598 (2014) - [j24]Wei Fei, Hao Yu, Haipeng Fu, Junyan Ren, Kiat Seng Yeo:
Design and Analysis of Wide Frequency-Tuning-Range CMOS 60 GHz VCO by Switching Inductor Loaded Transformer. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(3): 699-711 (2014) - [j23]Yuhao Wang, Hao Yu, Wei Zhang:
Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention. IEEE Trans. Very Large Scale Integr. Syst. 22(5): 957-970 (2014) - [c66]Hao Yu, Yuhao Wang, Shuai Chen, Wei Fei, Chuliang Weng, Junfeng Zhao, Zhulin Wei:
Energy efficient in-memory machine learning for data intensive image-processing by non-volatile domain-wall memory. ASP-DAC 2014: 191-196 - [c65]Yang Song, Sai Manoj Pudukotai Dinakarrao, Hao Yu:
A robustness optimization of SRAM dynamic stability by sensitivity-based reachability analysis. ASP-DAC 2014: 461-466 - [c64]Yang Shang, Hao Yu, Peng Li, Xiaojun Bi, Minkyu Je:
A 127-140GHz injection-locked signal source with 3.5mW peak output power by zero-phase coupled oscillator network in 65nm CMOS. CICC 2014: 1-4 - [c63]Yang Shang, Hao Yu, Chang Yang, Yuan Liang, Wei Meng Lim:
A 239-281GHz Sub-THz imager with 100MHz resolution by CMOS direct-conversion receiver with on-chip circular-polarized SIW antenna. CICC 2014: 1-4 - [c62]Yang Song, Sai Manoj Pudukotai Dinakarrao, Hao Yu:
Zonotope-based nonlinear model order reduction for fast performance bound analysis of analog circuits with multiple-interval-valued parameter variations. DATE 2014: 1-6 - [c61]Yuhao Wang, Hao Yu, Dennis Sylvester, Pingfan Kong:
Energy efficient in-memory AES encryption based on nonvolatile domain-wall nanowire. DATE 2014: 1-4 - [c60]Sih-Sian Wu, Kanwen Wang, Sai Manoj Pudukotai Dinakarrao, Tsung-Yi Ho, Mingbin Yu, Hao Yu:
A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os. DATE 2014: 1-4 - [c59]Shunli Ma, Hao Yu, Yang Shang, Wei Meng Lim, Junyan Ren:
A 131.5GHz, -84dBm sensitivity super-regenerative receiver by zero-phase-shifter coupled oscillator network in 65nm CMOS. ESSCIRC 2014: 187-190 - [c58]Yang Shang, Hao Yu, Chang Yang, Sanming Hu, Minkyu Je:
A high-sensitivity 135GHz millimeter-wave imager by differential transmission-line loaded split-ring-resonator in 65nm CMOS. ESSDERC 2014: 166-169 - [c57]Hantao Huang, Sai Manoj Pudukotai Dinakarrao, Dongjun Xu, Hao Yu, Zhigang Hao:
Reinforcement learning based self-adaptive voltage-swing adjustment of 2.5D I/Os for many-core microprocessor and memory communication. ICCAD 2014: 224-229 - [c56]Sai Manoj Pudukotai Dinakarrao, Hao Yu, Chenjie Gu, Cheng Zhuo:
A zonotoped macromodeling for reachability verification of eye-diagram in high-speed I/O links with jitter. ICCAD 2014: 696-701 - [c55]Shunli Ma, Junyan Ren, Hao Yu:
An overview of new design techniques for high performance CMOS millimeter-wave circuits. ISIC 2014: 292-295 - [c54]Dongjun Xu, Sai Manoj Pudukotai Dinakarrao, Hantao Huang, Ningmei Yu, Hao Yu:
An energy-efficient 2.5D through-silicon interposer I/O with self-adaptive adjustment of output-voltage swing. ISLPED 2014: 93-98 - [c53]Xiwei Huang, Fei Wang, Jing Guo, Mei Yan, Hao Yu, Kiat Seng Yeo:
A 64×64 1200fps CMOS ion-image sensor with suppressed fixed-pattern-noise for accurate high-throughput DNA sequencing. VLSIC 2014: 1-2 - 2013
- [j22]Wei Wu, Fang Gong, Rahul Krishnan, Lei He, Hao Yu:
Exploiting Parallelism by Data Dependency Elimination: A Case Study of Circuit Simulation Algorithms. IEEE Des. Test 30(1): 26-35 (2013) - [j21]Yang Shang, Hao Yu, Wei Fei:
Design and Analysis of CMOS-Based Terahertz Integrated Circuits by Causal Fractional-Order RLGC Transmission Line Model. IEEE J. Emerg. Sel. Topics Circuits Syst. 3(3): 355-366 (2013) - [j20]Sina Basir-Kazeruni, Hao Yu, Fang Gong, Yu Hu, Chunchen Liu, Lei He:
SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty. Integr. 46(1): 22-32 (2013) - [j19]Hanhua Qian, Chip-Hong Chang, Hao Yu:
An efficient channel clustering and flow rate allocation algorithm for non-uniform microfluidic cooling of 3D integrated circuits. Integr. 46(1): 57-68 (2013) - [j18]Fang Gong, Sina Basir-Kazeruni, Lei He, Hao Yu:
Stochastic Behavioral Modeling and Analysis for Analog/Mixed-Signal Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(1): 24-33 (2013) - [j17]Sai Manoj Pudukotai Dinakarrao, Hao Yu, Yang Shang, Chuan Seng Tan, Sung Kyu Lim:
Reliable 3-D Clock-Tree Synthesis Considering Nonlinear Capacitive TSV Model With Electrical-Thermal-Mechanical Coupling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(11): 1734-1747 (2013) - [j16]Deyun Cai, Haipeng Fu, Junyan Ren, Wei Li, Ning Li, Hao Yu, Kiat Seng Yeo:
A Dividerless PLL With Low Power and Low Reference Spur by Aperture-Phase Detector and Phase-to-Analog Converter. IEEE Trans. Circuits Syst. I Regul. Pap. 60-I(1): 37-50 (2013) - [j15]Wei Fei, Hao Yu, Yang Shang, Deyun Cai, Junyan Ren:
A 96-GHz Oscillator by High-Q Differential Transmission Line loaded with Complementary Split-Ring Resonator in 65-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 60-II(3): 127-131 (2013) - [c52]Jiacheng Wang, Shunli Ma, Sai Manoj Pudukotai Dinakarrao, Mingbin Yu, Roshan Weerasekera, Hao Yu:
High-speed and low-power 2.5D I/O circuits for memory-logic-integration by through-silicon interposer. 3DIC 2013: 1-4 - [c51]Hanhua Qian, Hao Liang, Chip-Hong Chang, Wei Zhang, Hao Yu:
Thermal simulator of 3D-IC with modeling of anisotropic TSV conductance and microchannel entrance effects. ASP-DAC 2013: 485-490 - [c50]Yang Shang, Chun Zhang, Hao Yu, Chuan Seng Tan, Xin Zhao, Sung Kyu Lim:
Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model. ASP-DAC 2013: 693-698 - [c49]Yang Song, Haipeng Fu, Hao Yu, Guoyong Shi:
Stable backward reachability correction for PLL verification with consideration of environmental noise induced jitter. ASP-DAC 2013: 755-760 - [c48]Shunli Ma, Wei Fei, Hao Yu, Junyan Ren:
A 75.7GHz to 102GHz rotary-traveling-wave VCO by tunable composite right /left hand T-line. CICC 2013: 1-4 - [c47]Sai Manoj Pudukotai Dinakarrao, Kanwen Wang, Hao Yu:
Peak power reduction and workload balancing by space-time multiplexing based demand-supply matching for 3D thousand-core microprocessor. DAC 2013: 175:1-175:6 - [c46]Kanwen Wang, Hao Yu, Benfei Wang, Chun Zhang:
3D reconfigurable power switch network for demand-supply matching between multi-output power converters and many-core microprocessors. DATE 2013: 1643-1648 - [c45]Xiwei Huang, Jia Hao Cheong, Hyouk-Kyu Cha, Hongbin Yu, Minkyu Je, Hao Yu:
A high-frequency transimpedance amplifier for CMOS integrated 2D CMUT array towards 3D ultrasound imaging. EMBC 2013: 101-104 - [c44]Sai Manoj Pudukotai Dinakarrao, Hao Yu:
Cyber-physical management for heterogeneously integrated 3D thousand-core on-chip microprocessor. ISCAS 2013: 533-536 - [c43]Ali Mesgarani, Haipeng Fu, Mei Yan, A. Tekin, Hao Yu, Suat U. Ay:
A 5-bit 1.25GS/s 4.7mW delay-based pipelined ADC in 65nm CMOS. ISCAS 2013: 2018-2021 - [c42]Yuhao Wang, Hao Yu:
An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices. ISLPED 2013: 329-334 - [c41]Yang Song, Hao Yu, Sai Manoj Pudukotai Dinakarrao, Guoyong Shi:
SRAM dynamic stability verification by reachability analysis with consideration of threshold voltage variation. ISPD 2013: 43-49 - [c40]Chung-Han Chou, Nien-Yu Tsai, Hao Yu, Yiyu Shi, Jui-Hung Chien, Shih-Chieh Chang:
On the futility of thermal through-silicon-vias. VLSI-DAT 2013: 1-6 - 2012
- [b1]Ruijing Shen, Sheldon X.-D. Tan, Hao Yu:
Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs. Springer 2012, ISBN 978-1-4614-0787-4, pp. I-XXIX, 1-305 - [j14]Hai Wang, Hao Yu, Sheldon X.-D. Tan:
Fast timing analysis of clock networks considering environmental uncertainty. Integr. 45(4): 376-387 (2012) - [j13]Yang Shang, Wei Fei, Hao Yu:
Analysis and Modeling of Internal State Variables for Dynamic Effects of Nonvolatile Memory Devices. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(9): 1906-1918 (2012) - [j12]Fang Gong, Xuexin Liu, Hao Yu, Sheldon X.-D. Tan, Junyan Ren, Lei He:
A Fast Non-Monte-Carlo Yield Analysis and Optimization by Stochastic Orthogonal Polynomials. ACM Trans. Design Autom. Electr. Syst. 17(1): 10:1-10:23 (2012) - [j11]Wei Fei, Hao Yu, Wei Zhang, Kiat Seng Yeo:
Design Exploration of Hybrid CMOS and Memristor Circuit by New Modified Nodal Analysis. IEEE Trans. Very Large Scale Integr. Syst. 20(6): 1012-1025 (2012) - [j10]Fang Gong, Hao Yu, Lingli Wang, Lei He:
A Parallel and Incremental Extraction of Variational Capacitance With Stochastic Geometric Moments. IEEE Trans. Very Large Scale Integr. Syst. 20(9): 1729-1737 (2012) - [c39]Tongxi Wang, Xiwei Huang, Mei Yan, Hao Yu, Kiat Seng Yeo, Ismail Cevik, Suat U. Ay:
A 96×96 1V ultra-low power CMOS image sensor for biomedical application. APCCAS 2012: 13-16 - [c38]Yang Shang, Wei Fei, Hao Yu:
Fast simulation of hybrid CMOS and STT-MTJ circuits with identified internal state variables. ASP-DAC 2012: 529-534 - [c37]Tongxi Wang, Xiwei Huang, Qixiang Jia, Mei Yan, Hao Yu, Kiat Seng Yeo:
A super-resolution CMOS image sensor for bio-microfluidic imaging. BioCAS 2012: 388-391 - [c36]Chun Zhang, Wei Wu, Hantao Huang, Hao Yu:
Fair energy resource allocation by minority game algorithm for smart buildings. DATE 2012: 63-68 - [c35]Xuexin Liu, Sheldon X.-D. Tan, Hai Wang, Hao Yu:
A GPU-accelerated envelope-following method for switching power converter simulation. DATE 2012: 1349-1354 - [c34]Mei Yan, Xiwei Huang, Qixiang Jia, Revanth Nadipalli, Tongxi Wang, Yang Shang, Hao Yu, Minkyu Je, Kiat Seng Yeo:
High-speed CMOS image sensor for high-throughput lensless microfluidic imaging system. Sensors, Cameras, and Systems for Industrial and Scientific Applications 2012: 829804 - [c33]Yingnan Cui, Wei Zhang, Hao Yu:
Distributed thermal-aware task scheduling for 3D Network-on-Chip. ICCD 2012: 494-495 - [c32]Yingnan Cui, Wei Zhang, Hao Yu:
Decentralized agent based re-clustering for task mapping of tera-scale network-on-chip system. ISCAS 2012: 2437-2440 - [c31]Yuhao Wang, Chun Zhang, Hao Yu, Wei Zhang:
Design of low power 3D hybrid memory by non-volatile CBRAM-crossbar with block-level data-retention. ISLPED 2012: 197-202 - [c30]Yuhao Wang, Hao Yu:
Design exploration of ultra-low power non-volatile memory based on topological insulator. NANOARCH 2012: 30-35 - 2011
- [j9]Hanhua Qian, Xiwei Huang, Hao Yu, Chip-Hong Chang:
Cyber-Physical Thermal Management of 3D Multi-Core Cache-Processor System with Microfluidic Cooling. J. Low Power Electron. 7(1): 110-121 (2011) - [j8]Xiaoming Chen, Wei Wu, Yu Wang, Hao Yu, Huazhong Yang:
An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation. IEEE Trans. Circuits Syst. II Express Briefs 58-II(10): 702-706 (2011) - [c29]Revanth Nadipalli, Ji Fan, Holden King Ho Li, Keng Hoong Wee, Hao Yu, Chuan Seng Tan:
3D integration of MEMS and CMOS via Cu-Cu bonding with simultaneous formation of electrical, mechanical and hermetic bonds. 3DIC 2011: 1-5 - [c28]Yuhao Wang, Chun Zhang, Revanth Nadipalli, Hao Yu, Roshan Weerasekera:
Design exploration of 3D stacked non-volatile memory by conductive bridge based crossbar. 3DIC 2011: 1-6 - [c27]Xuexin Liu, Hao Yu, Jacob Relles, Sheldon X.-D. Tan:
A structured parallel periodic Arnoldi shooting algorithm for RF-PSS analysis based on GPU platforms. ASP-DAC 2011: 13-18 - [c26]Deyun Cai, Haipeng Fu, Junyan Ren, Wei Li, Ning Li, Hao Yu, Kiat Seng Yeo:
A 2.1-GHz PLL with -80dBc/-74dBc reference spur based on aperture-phase detector and phase-to-analog converter. A-SSCC 2011: 141-144 - [c25]Fang Gong, Hao Yu, Lei He:
Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials. DAC 2011: 298-303 - [c24]Chung-Han Chou, Nien-Yu Tsai, Hao Yu, Che-Rung Lee, Yiyu Shi, Shih-Chieh Chang:
On the preconditioner of conjugate gradient method - A power grid simulation perspective. ICCAD 2011: 494-497 - [c23]Fang Gong, Hao Yu, Lei He:
Stochastic analog circuit behavior modeling by point estimation method. ISPD 2011: 175-182 - [c22]Xiwei Huang, Hao Yu, Wei Zhang:
NEMS based thermal management for 3D many-core system. NANOARCH 2011: 218-223 - 2010
- [j7]Hao Yu, Chunta Chu, Yiyu Shi, David Smart, Lei He, Sheldon X.-D. Tan:
Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling. IEEE Trans. Very Large Scale Integr. Syst. 18(10): 1399-1411 (2010) - [c21]Hanhua Qian, Xiwei Huang, Hao Yu, Chip-Hong Chang:
Real-time thermal management of 3D multi-core system with fine-grained cooling control. 3DIC 2010: 1-6 - [c20]Hao Yu, Xuexin Liu, Hai Wang, Sheldon X.-D. Tan:
A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel. ASP-DAC 2010: 211-216 - [c19]Fang Gong, Hao Yu, Yiyu Shi, Daesoo Kim, Junyan Ren, Lei He:
QuickYield: an efficient global-search based parametric yield estimation with performance constraints. DAC 2010: 392-397 - [c18]Xuexin Liu, Hao Yu, Sheldon X.-D. Tan:
A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs. DAC 2010: 573-578 - [c17]Hao Yu, Wei Fei:
A new modified nodal analysis for nano-scale memristor circuit simulation. ISCAS 2010: 3148-3151
2000 – 2009
- 2009
- [j6]Hao Yu, Lei He, Mau-Chung Frank Chang:
Robust On-Chip Signaling by Staggered and Twisted Bundle. IEEE Des. Test Comput. 26(5): 92-104 (2009) - [j5]Hao Yu, Joanna Ho, Lei He:
Allocating power ground vias in 3D ICs for simultaneous power and thermal integrity. ACM Trans. Design Autom. Electr. Syst. 14(3): 41:1-41:31 (2009) - [c16]Hai Wang, Hao Yu, Sheldon X.-D. Tan:
Fast analysis of nontree-clock network considering environmental uncertainty by parameterized and incremental macromodeling. ASP-DAC 2009: 379-384 - [c15]Fang Gong, Hao Yu, Lei He:
PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation. DAC 2009: 764-769 - 2008
- [j4]Hao Yu, Yiyu Shi, Lei He, Tanay Karnik:
Thermal Via Allocation for 3-D ICs Considering Temporally and Spatially Variant Thermal Power. IEEE Trans. Very Large Scale Integr. Syst. 16(12): 1609-1619 (2008) - 2007
- [j3]Yiyu Shi, Paul Mesa, Hao Yu, Lei He:
Circuit-simulated obstacle-aware Steiner routing. ACM Trans. Design Autom. Electr. Syst. 12(3): 28:1-28:18 (2007) - [c14]Hao Yu, Chunta Chu, Lei He:
Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design. DAC 2007: 618-621 - [c13]Hao Yu, Yu Hu, Chunchen Liu, Lei He:
Minimal skew clock embedding considering time variant temperature gradient. ISPD 2007: 173-180 - [c12]Ning Mi, Boyuan Yan, Sheldon X.-D. Tan, Jeffrey Fan, Hao Yu:
General Block Structure-Preserving Reduced Order Modeling of Linear Dynamic Circuits. ISQED 2007: 633-638 - 2006
- [j2]Zhenyu Qi, Hao Yu, Pu Liu, Sheldon X.-D. Tan, Lei He:
Wideband passive multiport model order reduction and realization of RLCM circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(8): 1496-1509 (2006) - [c11]Hao Yu, Yiyu Shi, Lei He:
Fast analysis of structured power grid by triangularization based structure preserving model order reduction. DAC 2006: 205-210 - [c10]Yiyu Shi, Paul Mesa, Hao Yu, Lei He:
Circuit simulation based obstacle-aware Steiner routing. DAC 2006: 385-388 - [c9]Hao Yu, Yiyu Shi, Lei He, David Smart:
A fast block structure preserving model order reduction for inverse inductance circuits. ICCAD 2006: 7-12 - [c8]Hao Yu, Joanna Ho, Lei He:
Simultaneous power and thermal integrity driven via stapling in 3D ICs. ICCAD 2006: 802-808 - [c7]Hao Yu, Yiyu Shi, Lei He, Tanay Karnik:
Thermal via allocation for 3D ICs considering temporally and spatially variant thermal power. ISLPED 2006: 156-161 - [c6]Yiyu Shi, Hao Yu, Lei He:
SAMSON: a generalized second-order arnoldi method for reducing multiple source linear network with susceptance. ISPD 2006: 25-32 - 2005
- [j1]Hao Yu, Lei He:
A provably passive and cost-efficient model for inductive interconnects. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(8): 1283-1294 (2005) - [c5]Hao Yu, Lei He, Zhenyu Qi, Sheldon X.-D. Tan:
A wideband hierarchical circuit reduction for massively coupled interconnects. ASP-DAC 2005: 111-114 - [c4]Zhenyu Qi, Sheldon X.-D. Tan, Hao Yu, Lei He:
Wideband modeling of RF/Analog circuits via hierarchical multi-point model order reduction. ASP-DAC 2005: 224-229 - [c3]Hao Yu, Lei He:
A sparsified vector potential equivalent circuit model for massively coupled interconnects. ISCAS (1) 2005: 105-108 - [c2]Hao Yu, Lei He:
Staggered Twisted-Bundle Interconnect for Crosstalk and Delay Reduction. ISQED 2005: 682-687 - 2003
- [c1]Hao Yu, Lei He:
Vector potential equivalent circuit based on PEEC inversion. DAC 2003: 718-723
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from , , and to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-15 19:26 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint